




160,98

155,99

141,11

100,00

UltraZohm_DigitalVoltage
Revision: 3v00
Designer: T. Wendt
03/2021

Serial #
Serial #

FPGA and CPLD
must be configured
accordingly!



Input
Output

ENABLE
PS_GPIO1
HARD

24-30
17-24
9-16
1-8

3V3

5V

GND

GND

GND

MODE
TTL
CMOS

LS 5V to 15V (5)

RS422 Receiver (3)
RS422 Transmitter (4)

U3B
U3C
U3D
U3E
U3F
U3G
U3H
U3A

0.1 µF
C5B

0.1 µF
C5C

0.1 µF
C5D

0.1 µF
C5E

0.1 µF
C5F

0.1 µF
C5G

0.1 µF
C5H

0.1 µF
C5A

DIG_IO_P

IO_N1

IO_P

Jumper to GND (9)

Termination N (7)

X2

X3

X3